U.S.N					

P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belgaum)

Third Semester, B.E. - Electronics and Communication Engineering Semester End Examination; Dec - 2016/Jan - 2017 FET and Op-Amp Circuits

Time: 3 hrs Max. Marks: 100 Note: i) Answer FIVE full Questions, selecting ONE full question from each unit. ii) Assume suitable missing data, if any. UNIT - I 1 a. Explain the formation of channel for current flow in NMOS transistor. Also determine the 8 total capacitance between gate and the channel. b. Sketch the transfer characteristics of NMOSFET. Describe the MOSFET as an amplifier 6 and as a switch. c. An NMOS transistor has $\mu_n C_{ox} = 60 \ \mu A/V^2$, $\frac{w}{I} = 40$, $V_t = 1 \ V$ and $V_A = 15 \ V$. Find g_m and 6 r_0 when, (i) The bias voltage $V_{GS} = 1.5$ V and when (ii) The bias current $I_D = 0.5$ mA. 2 a. Describe the development of the T equivalent circuit model for the MOSFET. 9 b. Explain the frequency response of the common source amplifier. 11 **UNIT - II** 3 a. Define the following Op-Amp parameters: (i) CMRR (ii) PSRR 4 (iii) Input Offset Voltage (iv) Slew rate. b. Using a 741 Op-Amp, design a non-inverting amplifier to have a voltage gain of 66. The 8 input signal is 15 mV. c. Sketch a two-input Op-Amp inverting summing circuit. Derive an equation for the output 8 voltage in terms of the input. 4 a. Write the circuit diagram for differential input/output amplifier. Derive the equation for 7 closed-loop voltage gain. b. Design a capacitor-coupled voltage follower using a 741 Op-Amp. The lower cut off 7 frequency for the circuit is to be 50 Hz and the load resistance is 3.9 k Ω . c. Describe the circuit operation of capacitor-coupled non-inverting amplifier. 6 **UNIT - III** 5 a. Explain how the upper cutoff frequency can be set for inverting amplifier? 6 b. Sketch the capacitor-coupled voltage follower using a single-polarity supply. Briefly 7 explain.

P13EC32 Page No... 2 c. Show how feedback in an Op-Amp inverting amplifier can produce instability and explain 7 the conditions necessary for oscillations to occur in an Op-Amp circuit. 7 6. a. Explain the miller effect compensation. b. List precautions that should be observed for Op-Amp circuit stability. 7 c. Write the circuit of a current source for a floating load and the circuit operation. 6 **UNIT - IV** 7 a. Sketch the diagram for an Op-Amp differentiating circuit. Explain. 6 b. Design a non saturating precision half-wave rectifier to produce a 2 V peak output from a 1 MHz sine wave input with a 0.5 V peak value. Use a Op-Amp with a supply voltage of 6 ± 15 V. 8 c. Write the Op-Amp Zener diode peak clipper circuit. Explain its operation. 8 a. Sketch an Op-Amp precision clamping circuit, draw the input and output waveform and 10 explain the circuit operation. b. Write the diagram for an Op-Amp sample and hold circuit. Sketch the signal, control and 10 output voltage waveforms. Explain the circuit operation. UNIT - V 9 a. Sketch the circuit diagram of an Op-Amp Wein bridge oscillator. Write the oscillator 10 waveforms and explain the circuit operation. b. Write the circuit diagram, gain frequency response and phase frequency response of a 10 second order low-pass filter. Explain its operation. 10a. An unregulated DC power supply output changes from 20 V to 19.7 V when the load is increased from zero to maximum. The voltage also increases from 20 V to 20.2 V when the 6 AC supply increases by 10%. Calculate the load and source effects and the load and line regulations.

b. Show how the output voltage of an Op-Amp series regulator may be made adjustable. Explain.

7

7

c. Sketch the basic circuit of a 723 IC voltage regulator. Briefly explain.