U.S.N					

9

P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belgaum)

Sixth Semester, B.E. - Electronics and Communication Engineering Make-up Examination; July - 2016 Digital Design Using Verilog HDL

Tin	ne: 3 hrs	Digital Design Co	Max. Marks: 100					
Note	: i) Answer FIVE	full questions, selecting (ONE full question from each unit.					
	ii) Assume missir	-	TT I					
	- 1 · 1 · 1:00		TT - I					
1 a.	-	erent system tasks with exa	•					
b.		ode and stimulus of a SR						
c.	Describe the por	t connection rule in a mod	ule Installation.					
2 a.	Write a structura	l description of a 4 bit add	ler and also write the stimulus for it.					
b.	Define the;							
	(i) Rise time							
	(ii) Full time							
	(iii) Turn off	delay with examples.						
c.	Explain the ass	ignment delay, implicit	assignment delay and net declaration delay for					
	continuous assig	nment statements.						
		ī	UNIT - II					
3 a.	Describe the ev	vent based timing contr	rol mechanism using behavioral modeling with					
	examples.							
b.	Explain the sequ	ential and parallel blocks	with examples.					
c.								
4 a.								
b.	Write a verilog c	ode for 8 functions of AL	U using function,					
	$0 \rightarrow a$,	$3 \rightarrow a/b$	$6 \rightarrow a \gg 1$					
	$1 \rightarrow a+b$,	$4 \rightarrow a\% 1$	$7 \rightarrow a > b$					
	2→ a−b,	$5 \rightarrow a \ll 1$						
c.	Explain with blo	ock diagram of the debug	ging and analysis of simulation with value change					
	dump (VCD) file	2.						
		τ	JNIT - III					
5 a.	. Explain the different types of delay models with examples.							
b.	Define system tasks for timing checks and explain with examples.							

P13EC65							Pc	ige N	o 2	?		
_	_										_	

Draw the schematic of 4 to 1 multiplexer using transmission gate and write a verilog code for	6						
the same using switching.	U						
Briefly discuss the flow diagram of delay back annotation.	6						
List the user defined primitives (UDP) rules of verilog language.	6						
c. Write a verilog stimulus of 4 to 1 multiplexers with UDP.							
UNIT - IV							
Explain the different types of class routine in programming language interface (PLI).	8						
Write the uses of programming language interface (PLI).	6						
Explain how PLI routine is used in a verilog simulation.	6						
Define logic synthesis and explain the basic computer aided logic synthesis process.	5						
Briefly discuss partitioning techniques to help logic synthesis. Provide the optimal gate level	7						
Net list.	,						
Explain the design flow from RTL description for a gate level description.	8						
UNIT - V							
Write a verilog code for RTL description for newspaper vending machine FSM.	10						
Explain the functional verification flow environment.	10						
Draw the neat diagram and briefly discuss the different ways to stimulate a design.	10						
Explain the formal verification and equivalent checking.	10						
	Briefly discuss the flow diagram of delay back annotation. List the user defined primitives (UDP) rules of verilog language. Write a verilog stimulus of 4 to 1 multiplexers with UDP. UNIT - IV Explain the different types of class routine in programming language interface (PLI). Write the uses of programming language interface (PLI). Explain how PLI routine is used in a verilog simulation. Define logic synthesis and explain the basic computer aided logic synthesis process. Briefly discuss partitioning techniques to help logic synthesis. Provide the optimal gate level Net list. Explain the design flow from RTL description for a gate level description. UNIT - V Write a verilog code for RTL description for newspaper vending machine FSM. Explain the functional verification flow environment. Draw the neat diagram and briefly discuss the different ways to stimulate a design.						

* * * *