P1 3	3EC72 <i>Page No</i> 1
Palenol of	U.S.N
X	P.E.S. College of Engineering, Mandya - 571 401 (An Autonomous Institution affiliated to VTU, Belgaum) Seventh Semester, B.E Electronics and Communication Engineering Semester End Examination; Dec - 2016/Jan - 2017 Low Power VLSI Design
	ime: 3 hrs Max. Marks: 100
Not	te: Answer FIVE full questions, selecting ONE full question from each unit.
1 a	UNIT - I Briefly analyze the parameters which are to be considered while designing for low power.
b.	Analyze the impact of sub threshold current and the sub threshold swing in long channel
0.	Mosfer.
c.	Explain the three basic principles that have fundamental limits on low power design.
2 a.	
b.	Explain the charge sharing phenomenon in dynamic circuits.
c.	Explain the parameters which have impact on circuit limits while designing for low power circuits.
	UNIT - II
3 a.	Obtain the signal flow graph for direct and transpoled direct form of FIR system.
b.	Analyze the power optimization using operation reduction maintaining throughout.
c.	Discuss the technology mapping by considering area and power.
4 a.	Obtain the data flow graph of IIR filter.
b.	Analyze the parallel and pipelined implementation along with diagram and expression.
c.	Obtain the algorithm for power dissipation driven multilevel logic optimization.
	UNIT - III
5 a.	Analyze the power consumption in a CMOS circuit defined by $y = \overline{(x_1 + x_2)x_3}$.
b.	Obtain the leakage summary in deep sub micrometer transistors.
c.	Compare the performance of single gate and dual gate SOI MOSFET along with schematic.
6 a.	Analyze the performance of general structure of DCVS logic.
b.	Draw the schematic of short channel transistor, showing the various components of leakage currents.
c.	Discuss the surface potentials of short and long channel division.
	UNIT - IV
7 a.	With graphical approach, analyze the principles of sub threshold reduction.
b.	Compare the performance of conventional CMOS dynamic inverter with that of ADL CMOS

inverter.

3EC72 Page No 2			
Obtain the clock waveforms along with the interconnected 4 ADL inverters	8		
Realize the schematic of 2 input NAND gate using MTCMOS concept and inverter using	10		
DTMOS concept.			
Analyze the performance of 2N-2N2D inverters/buffer schematic.	6		
Obtain the schematic of 2 inputs ADL NAND gate.	4		
UNIT - V			
Briefly analyze the services of software power dissipation.	12		
Discuss the access graph for code fragment and hence analyze partitioned access graph.	8		
Briefly explain the algorithm transformation to match computational resources.	10		
Discuss with necessary arrangements, the sample memory and register allocation constraints.	10		
	Obtain the clock waveforms along with the interconnected 4 ADL inverters Realize the schematic of 2 input NAND gate using MTCMOS concept and inverter using DTMOS concept. Analyze the performance of 2N-2N2D inverters/buffer schematic. Obtain the schematic of 2 inputs ADL NAND gate. UNIT - V Briefly analyze the services of software power dissipation. Discuss the access graph for code fragment and hence analyze partitioned access graph. Briefly explain the algorithm transformation to match computational resources.		

* * *