U.S.N					



P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belgaum)

Third Semester, B.E. - Information Science and Engineering Semester End Examination; Dec - 2016/Jan - 2017 Computer Organization

Time: 3 hrs Max. Marks: 100 *Note*: Answer *FIVE* full questions, selecting *ONE* full question from each unit. UNIT - I 8 1 a. Explain different units of a digital computer with a neat diagram. Define bus. Explain them with their control signals. 7 Explain the different parameters used to evaluate the performance of the computer, 5 providing the basic equation used to compute the performance of the system. 8 2 a. What is an addressing mode? Explain any four addressing modes with an example. 7 b. Explain with an example, usage of stacks in a nested subroutine calls. c. Give reasons to justify using single address, double address and three address instruction to 5 perform the following instruction execution, data at Mem A + data at Mem B \rightarrow Mem C. UNIT - II 3 a. Explain how interrupt request from several I/O devices can be communicated to a processor 10 through a single INTR Line with a neat configuration diagram and circuit diagram? b. Explain the hardware registers that are required in a DMA controller chip. Why is it 10 necessary for a DMA controller to be able to interrupt the processor? 4 a. Draw and explain the timing diagram for modified synchronous input data transfer with 6 multiple clock cycles. 7 b. Explain any two methods of handling multiple I/O devices using interrupts. c. Explain the general features of interfacing a parallel I/O port to a processor. Explain for key 7 board interface. **UNIT - III** With a neat circuit diagram, explain RAM and ROM memory cell. 6 5 a. Explain any two cache mapping functions. 8 What are the key factors that affect the performance and cost of a computer with respect to 6 memory? Explain briefly. Explain the concept of address translation in virtual memory with a neat diagram. 10 6 a. 7 Explain asynchronous RAM with a diagram. 3 Write a note on memory hierarchy.

UNIT - IV

7 a.	7 a. Give Booth's algorithm to multiply two binary numbers. Explain the working of algorithm				
	taking an example for the following 14 x -5.				
b.	b. Explain the IEEE standards for floating point number.				
8 a.	write a neat circuit arrangement for integer division and explain the same.				
b. Work out the multilevel look-ahead carry scheme for doing a 32 bit number addition. How					
	many gate delays are required to do the complete addition in this method?				
	UNIT - V				
9 a.	Explain the basic concept of micro programmed control with an neat diagram.	10			
b.	Show the basic organization of a CPU in terms of registers and other units for a single bus				
	data path CPU. In such a CPU, show the complete action of the CPU in fetching and	10			
	executing the instructions.				
10 a.	Show the control sequences for execution of Add (R ₃), R ₁ and explain.	8			
b.	b. Write the differences between micro programmed versus hardwired control with respect				
	ifferent attributes.				
c.	Mention the different phases involved in the complete execution of an instruction.	4			