**P15MECE11** Page No... 1

U.S.N					

## P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belgaum)

## First Semester, M. Tech – VLSI Design and Embedded System (MECE) Make-up Examination; July - 2016 **CMOS VLSI Design**

Time: 3 hrs Max. Marks: 100

*Note*: Answer *FIVE* full questions, selecting *ONE* full question from each unit.

UNIT - I								
1 a.	a. Analyze the body effect in nMOS structure.							
b.	. Obtain the expression for $g_{ds}$ and $g_{m}$ in linear and in saturation region.							
c.	Define noise margin. Obtain the expression for low and high noise margin.	6						
2 a.	2 a. Discuss the second order effects in MOSFET with respect to,							
	i) Mobility variation ii) Drain punch through.	8						
b.	b. Analyze the performance of CMOS inverter with respect to variation in $\beta$ .							
c.	Obtain the schematic of inverter using,	4						
	i) CMOS ii) BiCMOS iii) Transmission gate.	4						
	UNIT - II							
3 a.	Obtain the scaling factor for the following parameters,	8						
	i) Channel resistance ii) Max. operating frequency iii) Power – speed product.	O						
b.	Determine sheet resistance for,	6						
	i) NMOS inverter ii) CMOS inverter.	J						
c.	Derive an expression for propagation delay in a chain of inverter stages.	6						
4 a.	4 a. With neat fabrication structure, explain the n-well CMOS process.							
b.	Derive an expression for rise time and fall time by considering CMOS inverter.	10						
	UNIT - III							
5 a.	Obtain the capacitance schematic of CMOS NAND2.	6						
b.	b. Bring out the differences between AOI and OAI logic.							
c.	c. Realize the schematic of CPL,							
	(i) NAND / AND (ii) NOR / OR.	6						
6 a.	Define Euler path. Explain with an example.	8						
b.	b. Derive an expression for C <sub>boot</sub> using boot strapping principles.							
c.	c. Analyze the performance of dynamic logic circuits.							

P15MECE11	Page No 2
-----------	-----------

## UNIT - IV

7	a.	Analyze the performance of Differential amplifier with relevant diagram and expression.	10
	b.	Derive an expression for $V_{ref}$ in band gap reference.	10
8	a.	Derive an expression for $A_{\nu}$ in differential amplifier along with small signal equivalent	10
		circuit.	10
	b.	Analyze the performance of band gap reference due to variation in temperature.	10
		UNIT - V	
9	a.	Discuss the causes for latch up in n-well CMOS inverter. Mention the remedies for latch-up.	10
	b.	Along with schematic, discuss the working of any three clock generation technique.	10
10	0 a.	Discuss the charge sharing phenomenon in Domino logic circuit with an example.	10
	b.	Analyze the performance of clock distribution network.	10

\* \* \* \*