P15	SMECE11 Page No 1		
	U.S.N		
P.E.S. College of Engineering, Mandya - 571 401 (An Autonomous Institution affiliated to VTU, Belgaum) First Semester, M. Tech - Electronics and Communication Engineering (VLSI Design and Embedded Systems) Semester End Examination; Jan/Feb 2016 CMOS VLSI Design			
	me: 3 hrs Max. Marks: 100		
Not	te: Answer FIVE full questions, selecting ONE full question from each unit. UNIT - I		
la.	Derive an expression for threshold voltage in terms of built in potential and work function.		
b.	Analyze the impact of variation in $\beta$ on the transfer characteristics of CMOS inverter.		
c.	With the output characteristic and equivalent circuit. Briefly explain the working of transmission gate.		
2 a.	Obtain the equivalent circuit of CMOS inverter in all five regions of operations.		
b.	With the schematic and transfer characteristics. Explain the working of differential inverter.		
c.	Explain the different approaches in realizing BiCMOS inverter.		
	UNIT - II		
3 a.	What is the need of design rules of fabrication technology? Mention the two types of design rule.		
b.	Explain 2 phases of diffusion procession in fabrication of VLSI circuits.		
c.	Justify "The delay time and transit time are interchangeable".		
1 a.	Determine the scaling factor for the following design parameters :		
	(i) Gate delay		
	(ii) Saturation Current		
	(iii) Switching energy per gate		
b.	Discuss the alternate ways of realizing gate.		
c.	Derive an expression for total delay in a cascaded pass transistors (Connected in series).		
	UNIT - III		
5 a.	Draw the schematic of CMOS NOR2 gate with associated parasitic capacitances. What will		
	be the value of $V_{th}$ in terms of $V_{DD}$ ?		
b.	Explain the working of AOI based implementation of the closed NOR based SR latch.		
c.	Justify "Dynamic CMOS logic gates driven by same signal cannot be cascaded directly".		
5 a.	Obtain the CMOS schematic and its corresponding Euler path for the function $Y = \overline{BC + A(D + E)}.$		

P15	<b>MECE11</b> <i>Page No 2</i>			
b.	Discuss the timing limitations of NOR based clocked JK latch circuit along with timing	8		
	diagram.			
c.	Analyze the pipelined architecture of NORA CMOS logic (NP-DOMINO logic).	8		
UNIT - IV				
a.	Explain the working of common source amplifier using MOSFET and derive an expression	10		
	for gain.	10		
b.	Derive an expression for trans conductance in CMOS differential amplifier with relevant	10		
	diagrams and waveform.	10		
a.	Current mirrors are used in the design of CMOS circuits. Why? Explain with necessary	10		
	schematic.	10		
b.	Starting from fundamentals derive an expression for $V_{\text{REF}}$ in terms of $V_{\text{GO}}$ and $V_{\text{to}}$ with	10		
	respect to Band gap reference.	10		
UNIT - V				
a.	With cross sectional view, explain latch up in n-well CMOS inverter. Mention the causes for	10		
	latch up.	12		
b.	Discuss the two important schemes adopted for clock distribution.	8		
a.	Analyze the charge sharing in CMOS circuit design.	8		
	<ul> <li>b.</li> <li>c.</li> <li>a.</li> <li>b.</li> <li>a.</li> <li>b.</li> <li>a.</li> <li>b.</li> </ul>	<ul> <li>b. Discuss the timing limitations of NOR based clocked JK latch circuit along with timing diagram.</li> <li>c. Analyze the pipelined architecture of NORA CMOS logic (NP-DOMINO logic). UNIT - IV</li> <li>a. Explain the working of common source amplifier using MOSFET and derive an expression for gain.</li> <li>b. Derive an expression for trans conductance in CMOS differential amplifier with relevant diagrams and waveform.</li> <li>a. Current mirrors are used in the design of CMOS circuits. Why? Explain with necessary schematic.</li> <li>b. Starting from fundamentals derive an expression for V<sub>REF</sub> in terms of V<sub>GO</sub> and V<sub>to</sub> with respect to Band gap reference.</li> <li>UNIT - V</li> <li>a. With cross sectional view, explain latch up in n-well CMOS inverter. Mention the causes for</li> </ul>		

b. Discuss the different types of clock generation.

\* \* \*

12