U.S.N					

## P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belgaum)

First Semester, M. Tech - Electronics and Communication Engineering (VLSI Design and Embedded Systems)

Make – up Examination; Feb - 2016 CMOS VLSI Design

	CMOS VLSI Design
	me: 3 hrs Max. Marks: 100
No	te: Answer FIVE full questions, selecting ONE full question from each unit.  UNIT - I
1 a.	Describe the working on n-MOS enhancement mode transistor with diagram
	and output characteristics.
b.	Define the body effect in MOSFET. Derive the MOSFET current equation, in
	different regions operation.
2 a.	Explain the significance of channel length modulation and hot electron effect
	in MOS devices.
b.	Explain the trends in transfer characteristics with $\beta_n/\beta_p$ ratio's, using suitable
	mathematical analysis.
	UNIT - II
3 a.	Explain $\lambda$ based design rules as applicable to MOS layers and transistors.
b.	Derive the scaling factors for the following CMOS parameters :
	i) Gate Capacitance C <sub>g</sub> ii) Power speed product
	iii) Number of gates N iv) Parasitic capacitance
	v) Channel resistance
4 a.	Explain twin tub CMOS process.
b.	Draw the CMOS circuit diagram and the stick diagram for
	i) 2 input <b>NAND</b> gate ii) 2 input <b>XOR</b> gate
	UNIT - III
5 a.	Describe the behaviour of bistable element. Derive the expression for the
	output voltage.
b.	Bring out the differences between AND-OR-Inverter (AOI) logic and
	OR-AND-Inverter (OAI) logic with suitable example.

**P15MECE11** Page No... 2 Explain briefly the SR latch with gate level schematic, truth table and CMOS 7 circuit. 6 a. What is pass transistor? Describe how does logic '0' transfer and logic '1' 10 transfer takes place in pass transistor. b. Draw the dynamic CMOS logic and explain the pre-charge and evaluation 4 mode. c. Dynamic CMOS logic circuits cannot be cascaded. Why? Explain. 6 UNIT - IV a. Explain the differential amplifier with a neat CMOS circuit and cross section. 7 10 Obtain the expression for transconductance of differential amplifier. b. Starting from the fundamentals derive an expression for the reference voltage 10 V<sub>REF</sub> in a conventional CMOS bandgap reference. a. Explain the different types of current mirror circuits. How can these be used 10 in the design of a differential amplifier? b. Explain cross operational amplifier with necessary expression 10 characteristics. UNIT - V 9 a. What is domino CMOS logic? Compare it with conventional CMOS logic. 10 Justify the same with one example each. b. What is latch up in CMOS inverter? Mention the causes for latch up and how 10 is it minimized? 10 a. Bring out the differences between n-MOS and CMOS fabrication process. 5 b. Realize the following function Z = (A+B) + (C+D)(E+F) + GH using 5 i) Static CMOS ii) Domino CMOS c. Explain how clock signal can be generated, distributed, and stored in dynamic 10 CMOS inverter circuits.