U.S.N					

P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belgaum)

First Semester, M. Tech - Electronics and Communication Engineering (VLSI Design and Embedded System)

Semester End Examination; Jan/Feb. - 2016 Advanced Embedded System

Time: 3 hrs Max. Marks: 100 **Note**: Answer **FIVE** full questions, selecting **ONE** full question from each **unit**. UNIT - I 1 a. Compare: (i) SRAM and DRAM 10 (ii) RISC and CISC architectures b. With a block schematic, explain the various components/units used in an embedded system 10 architecture. 2 a. Briefly explain any 5 characteristics and any 5 operational quality attributes. 10 b. Explain the 5 non-operational quality attributes and PLC curve with a diagram. 10 **UNIT-II** 3 a. With a diagram, explain FSM model for coin operated telephone system. How FSM differs 10 from sequential program model? b. Distinguish between: (i) DFG and CDFG 10 (ii) Structural and behavioral things with examples. 4 a. Explain the 2 approaches for the embedded firmware design with their merits/ demerits. 10 b. With a block diagram, explain HLP based embedded system design for firmware with its 10 advantages and disadvantages. **UNIT - III** 5 a. Distinguish between: (i) Monolithic Kernel and Micro Kernel 10 (ii) Process and Thread b. With a state diagram, explain the task state transition and also the structure of a process and 10 memory organization. 6 a. Describe FCFS scheduling with an example. Determine the performance factors. 10 b. Explain: 10 (i) Task Synchronization

(ii) Device driver

IINII	' - IV
-------	--------

7	7 a. Mention the various components and its functions in brief with a diagram for IDE		10					
		embedded system.	10					
	b.	b. Describe list file and preprocessor output files generated during compilation.						
8	a.	. Explain the MAP file and the HEX files generated during cross compilation.						
	b.	Describe:						
	(i) SIMULATOR and		10					
		(ii) Boundary SCAN Procedure.						
UNIT - V								
9	a.	Describe waterfall model for EDLC.	10					
	b.	b. Explain the processer trends in Embedded System Design.						
10 a. Describe spiral model for EDLC. Also, Mention the various phases of diagrammatic form.		Describe spiral model for EDLC. Also, Mention the various phases of EDLC in a	10					
		diagrammatic form.	10					
b. Explain		lain the language trends in the software design for an embedded system. Mention the						
		open standards for mobile industry.	10					

* * *