	P 1	ISMECE31 Page No 1	
	٩	U.S.N	
	And a second	P.E.S. College of Engineering, Mandya - 571 401 (An Autonomous Institution affiliated to VTU, Belgaum) Third Semester, M. Tech – VLSI Design and Embedded System (MECE) Make-up Examination; Jan/Feb - 2017 VLSI Testing and Verification	
		ime: 3 hrs Max. Marks: 100	
	Ne	ote: Answer FIVE full questions, selecting ONE full question from each unit.	
		UNIT - I	10
I		Describe the faults in Digital Circuits.	10
	b.	Write short notes on :	10
		i) Role of testing	10
•		ii) Digital and Analog VLSI testing.	
2	a.	Explain the following test generation techniques for combinational circuits :	10
		i) One dimensional path sensitization	10
		ii) Boolean difference.	10
	b.	Describe the detection of multiple faults in combinational logic circuits.	10
~		UNIT - II	10
3		Explain scan path technique for sequential circuits.	10
		Describe ad-hoc design rules for improving testability.	10
4		Explain BIST architecture.	10
	b.	Explain the following :	10
		i) Boundary scan	10
		ii) Cross check.	
~		UNIT - III	10
Э		Develop a test algorithm for RAM.	10
_		Discuss the detection of pattern sensitive faults.	10
6		Describe reconvergence model with Human factors.	10
	b.	Write a note on :	10
		i) Formal Verification ii) Functional Verification.	
7	_	UNIT - IV	10
1		Explain lining tools and their limitations.	10
	υ.	Write a note on :i) Verification intellectual propertyii) Hardware modelers.	10

P15MECE31	Page No	2		
8 a. Explain the rol	le of verification and various levels of verification.	10		
b. Explain reusab	ble components of verification, system level and board level verification.	10		
UNIT - V				
9 a. Explain static	timing analysis and its limitations.	10		
b. Describe with	a suitable diagram, linear and non-linear timing model with reference to			
design verifica	tion.	10		
10a. i) Compare cro	oss tack glitch analysis and cross delay analysis.	5		
ii) Write a note	e on parasitic extraction.	5		
b. Explain layout	rule checks and electrical rule checks.	10		

* * *