U.S.N					



P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belagavi)

Third Semester, B.E. - Information Science and Engineering Semester End Examination; Dec - 2017 / Jan - 2018 Computer Organization

Time: 3 hrs Max. Marks: 100

Note: Answer FIVE full questions, selecting ONE full question from each unit.

IINIT - I

		UNIT - I		
1 a.	Explain the connection between the j	processor and memo	bry of a computer with a neat	10
	diagram.			10
b.	Briefly explain conditional codes with e	example.		6
c.	Differentiate between CISC and RISC	nstruction set.		4
2 a.	With example, explain the following ad	dressing nodes:		
	i) Register mode ii) Absolute	mode iii) Im	mediate mode	10
	iv) Indirect mode v) Index mod	le.		
b.	Explain the following in brief:			
	i) Processor clock ii) Basic pe	rformance equation	iii) Pipe lining	10
	iv) Clock rate v) Spec rati	ng.		
		UNIT - II		
3 a.	a. Explain I/O parallel interface for an input device with a diagram.			8
b.	Write a program that reads one line from	n keyboard, stores it	in memory buffer and echoes	8
	it back to display.			O
c.	Mention the sequence of events involve	d in interrupt handlir	ng.	4
4 a.	a. What is Bus Arbitration? Explain two Bus Arbitration methods.			
b.	Explain all the available method to hand	dle the interrupt reque	ests from multiple devices.	8
		UNIT - III		
5 a.	. Explain internal organization of bit cells in a memory chip.			
b.	Explain set associative cache mapping	echnique.		10
6 a.	a. With a neat diagram, explain how virtual memory address is translated to physical memory			10
	address?			10
b.	Define the following terms with respect	to cache memory:		
	i) Cache Hit/miss ii) Locality o	f reference ii	ii) Dirty bit	10
	iv) Write back v) Write thro	ugh.		

UNIT - IV

7 a.	Explain the design of sequential binary multiplier.	10
b.	Write an algorithm for performing restoring division and compute 10101÷101.	10
8 a.	Describe the hardware implementation of floating point addition-subtraction unit.	12
b.	Perform 14×-7 using Booth's algorithm.	8
	UNIT -V	
9 a.	Explain the hard-wired control unit organization.	10
b.	Explain the process of fetching a word from memory with example.	10
10 a.	Draw the flow chart for micro program of the instruction add src, rdst.	8
b.	Show the three possible ways of implementing multiprocessor system with block diagram.	12