

--	--	--	--	--	--	--	--	--	--



## P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belagavi)

Third Semester, B.E. - Electrical and Electronics Engineering

Semester End Examination; Dec - 2017/Jan - 2018

### Digital Electronics


Time: 3 hrs

Max. Marks: 100

Note: Answer FIVE full questions, selecting ONE full question from each unit.

#### UNIT - I

- 1 a. With the help of circuit diagram, explain the working of,  
 i) NAND    ii) NOR    iii) X-OR Gate. 8
- b. Show that  $(A + B)(\overline{AB}) = A \oplus B$  with logic diagram. 6
- c. The waveforms A and B shown in Fig. 1.c are applied to a two input NAND gate. Determine the output waveform:



- 2 a. State and prove De Morgan's theorem. 8
- b. Realize the XOR function using NOR logic only. 6
- c. With examples, explain the SOP and POS standard forms to express Boolean function. 6

#### UNIT - II

- 3 a.  $F(A, B, C, D) = \sum m(1, 5, 6, 12, 13, 14) + d(2, 4)$  reduce by K-map and implement using NOR logic. 10
- b. Distinguish between prime implicants and essential prime implicants. 4
- c. Outline the basic Quine Mc-Cluskey procedure for simplifying a Boolean expression. 6
- 4 a. Design Half adder using NOR logic. 6
- b. What is parallel binary adder? With example, demonstrate the working of binary adder. 6
- c. With block diagram and truth table, explain the implementation of full subtractor. 8

#### UNIT - III

- 5 a. Design BCD to decimal decoder with use of decoder. 10
- b. Explain the operation of basic SR Latch with NOR gates. 6
- c. Convert JK flip-flop to T flip-flop. 4

