<b>P13E</b>	C65				ŀ	Page	No 1			
				U.S.	N					
	Sixt	(An Au) h Semester, Se	<i>tonomous Ii</i> , B.E Ele emester En	Engineerin <i>nstitution affili</i> ctronics and d Examination vesign using V	ated to VTU Communic on; June - 2	, <i>Belag</i> ation 1 2017	<i>avi)</i> Engi	ineer	ing	0
	e: 3 h					1		х. Мс	arks: 10	0
Note:	· Answe	er <b>FIVE</b> juii q	uestions, sele	ecting ONE full of UNIT	· ·	eacn u	nit.			
1. a	List th	e value level a	and strength l	evel of logical va	ariable used in	n verilo	g.			
b.	Explain the different system tasks with examples.									
c.	Design and develop a verilog code for SR Latch using gate level modeling.									
2 a.	Design the 4:1 multiplexer by using if and else statement.									
b.	Explain with an example how the ports can be connected to external signal.									
c.	Explai	n the different	t operator typ	es and symbols p	provided in ve	erilog.				
				UNIT -	II					
3 a.	Explain the initial and always blocking statements with an example each.									
b.	Define blocking and non blocking statements. Illustrate with examples.									
c.	Illustrate with an example each sequential and parallel blocks.									
4 a.	Mention the differences between task and functions.									
	Explain the use of keywords 'assign' and 'deassign' with examples.									
		1 0	c	given functions.						
	i) a	ii) a+b	iii) a-b	iv) a/b	v) a<<1	vi)	a>>1		vii) a>	>b
~	ם.' מ	- 1 <sup>1</sup> - 1	1.66-	UNIT -		-1-				
	Briefly describe the different types of delay models with examples. With the help of flow diagram explain the various steps involved in back annotation.									
		-	-	-	-					alza
	c. Write the symbol of bidirectional switches and mention how the delay specification place in MOS and CMOS switches.									лке
	List the User defined primitives (UDP) rules of verilog language.									
	Write a verilog stimulus of 4:1 multiplexer with UDP.									
	With the knowledge of UDP, illustrate the working of T flip flop.									
2.				UNIT -		r.				
7 a.	Discus	ss the differen	t steps involv	ed in programmi		interfac	e (PL	J).		
			-	alue Change Lin						
		nd explain the		Ũ						

P13EC65 Page No 2	Page No 2				
8 a. Briefly explain the impact of logical synthesis.	6				
b. Explain the design flow of 'RTL to gate level' description.	6				
c. Explain the different verilog HDL operators for logic synthesis.	8				
UNIT - V					
9 a. With the help of RTL description draw the finite state machine for news paper vending machine.	10				
b. Explain the traditional verification flow in verilog.	10				
10 a. Explain in detail the architectural model.	6				
b. Explain hardware acceleration.	8				
c. Discuss the formal verification flow.	6				

\* \* \* \*