P13I	EC32				F	Page	e No	1		
	U.S.N									
	P.E.S. College of Engineering			-		4 0)1			
(An Autonomous Institution affiliated to VTU, Belgaum) Third Semester, B.E Electronics and Communication Engineering										
Semester End Examination; Dec - 2016/Jan - 2017										
	FET and Op-Amp Ci									
	ne: 3 hrs		C			к. М	ark:	s: 1	00	
Note	: i) Answer FIVE full Questions, selecting ONE full q ii) Assume suitable missing data, if any.	questi	on fro	m ead	ch unit	•				
	UNIT - I									
1 a.	Explain the formation of channel for current flow in	n NM	OS tr	ansist	tor. Al	so de	etern	nine	the	
	total capacitance between gate and the channel.									
b.	Sketch the transfer characteristics of NMOSFET. I	Descri	be the	e MC	OSFET	'as a	an a	mpli	fier	
	and as a switch.									
c.	An NMOS transistor has $\mu_n C_{ox} = 60 \ \mu A/V^2$, $\frac{w}{L} = 40$	$\mathbf{V}_{t} =$	= 1 V	and V	$V_{\rm A} = 13$	5 V.	Find	l g _m	and	
	r_{o} when, (i) The bias voltage $V_{GS} = 1.5$ V and when (ii) Th	e bias	curre	ent I _D =	= 0.5	mA			
2 a.	Describe the development of the <i>T</i> equivalent circuit	mode	l for t	he M	OSFE	Т.				
b.	Explain the frequency response of the common source	e amp	olifier	•						
	UNIT - II									
3 a.	Define the following Op-Amp parameters:									
	(i) CMRR (ii) PSRR									
	(iii) Input Offset Voltage (iv) Slew rate.									
b.	Using a 741 Op-Amp, design a non-inverting ampl input signal is 15 mV.	ifier t	o hav	e a v	oltage	gain	ı of	66. '	The	
c.	Sketch a two-input Op-Amp inverting summing cir	cuit. l	Derive	e an e	equatio	on fo	r the	e ou	tput	
	voltage in terms of the input.									
4 a.	Write the circuit diagram for differential input/out	put a	mplifi	er. D	erive	the e	equa	tion	for	
	closed-loop voltage gain.									
b.	Design a capacitor-coupled voltage follower using	g a 7	41 O	p-An	np. Th	le lo	wer	cut	off	
	frequency for the circuit is to be 50 Hz and the load r	resista	nce is	3.9 k	κΩ.					
c.	Describe the circuit operation of capacitor-coupled n	on-inv	verting	g amp	plifier.					
	UNIT - III									
5 a.	Explain how the upper cutoff frequency can be set for	or inve	erting	ampli	ifier?					
b.	Sketch the capacitor-coupled voltage follower us explain.	ing a	sing	le-po	larity	supp	oly.	Brie	fly	

P13EC32 Page No 2									
c. Show how feedback in an Op-Amp inverting amplifier can produce instability and explain									
the conditions necessary for oscillations to occur in an Op-Amp circuit.									
6. a. Explain the miller effect compensation.	7								
b. List precautions that should be observed for Op-Amp circuit stability.	7								
c. Write the circuit of a current source for a floating load and the circuit operation.	6								
UNIT - IV									
7 a. Sketch the diagram for an Op-Amp differentiating circuit. Explain.	6								
b. Design a non saturating precision half-wave rectifier to produce a 2 V peak output from a									
1 MHz sine wave input with a 0.5 V peak value. Use a Op-Amp with a supply voltage of	6								
± 15 V.									
c. Write the Op-Amp Zener diode peak clipper circuit. Explain its operation.	8								
8 a. Sketch an Op-Amp precision clamping circuit, draw the input and output waveform and	10								
explain the circuit operation.									
b. Write the diagram for an Op-Amp sample and hold circuit. Sketch the signal, control and	10								
output voltage waveforms. Explain the circuit operation.									
UNIT - V									
Sketch the circuit diagram of an Op-Amp Wein bridge oscillator. Write the oscillator									
waveforms and explain the circuit operation.	10								
b. Write the circuit diagram, gain frequency response and phase frequency response of a	10								
second order low-pass filter. Explain its operation.									
10a. An unregulated DC power supply output changes from 20 V to 19.7 V when the load is									
increased from zero to maximum. The voltage also increases from 20 V to 20.2 V when the AC supply increases by 10%. Calculate the load and source effects and the load and line regulations.									
							b. Show how the output voltage of an Op-Amp series regulator may be made adjustable.	7	
							Explain.	1	
c. Sketch the basic circuit of a 723 IC voltage regulator. Briefly explain.	7								

* * *