P15EC664 Page No... 1

U.S.N					

P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belagavi)

Sixth Semester, B.E. - Electronics and Communication Engineering Semester End Examination; May / June - 2018 **VLSI Testing and Verification**

Time: 3 hrs Max. Marks: 100

Note: Answer FIVE full questions, selecting ONE full question from each Unit.

	UNIT - I							
1 a.	Briefly discuss the VLSI technology trends affecting testing as increase in transistor density.	8						
b.	Explain digital and analog VLSI testing in digital circuits.	8						
c.	c. Explain the role of testing in VLSI.							
2 a.	2 a. Explain Boolean difference for test generation techniques for combinational circuits. Also realize the Boolean difference of $F = X_1X_2 + X_3X_4$ with respect to X_4 .							
b.	Explain PODEM algorithm for test generation combinational circuits.	8						
c.	Explain transistor stuck ON and stuck open faults in CMOS.	6						
	UNIT - II							
3 a.	Illustrate the Reed-Muller expansion technique.	8						
b.	Illustrate the synthesis of random pattern testable combinational circuits.	6						
c.	Design testable PLA for following Boolean function:							
	i) $Z_1 = XY + X\overline{Y}$, $Z_2 = \overline{X}Y$ using PLA							
	ii) $F_1 = \overline{W}X + W\overline{X}Y + \overline{W}\overline{X}Y$, $F_2 = WX\overline{Y} + W\overline{X}Y$, $F_3 = \overline{W}\overline{X}Y + W\overline{X}Y + WX\overline{Y}$	6						
	using Fujiwara's approach.							
4 a.	4 a. Illustrate test generation based on functional fault models.							
b.	b. Explain state table verification along with example.							
	UNIT - III							
5 a.	5 a. Illustrate scan-path technique for testable sequential circuit design.							
b.	b. Explain architecture of boundary scan.							
6 a.	6 a. Explain the following with respect to output response analysis:							
	i) Transition ii) Syndrome checking iii) Signature analysis	10						
b.	Along with logic diagram and BIST architecture, design BILBO and STUMPS.	10						
	UNIT - IV							
7 a.	a. Discuss the cycle based and event based simulation with suitable examples.							
b.	List out limitations of linting tools.	10						
8.	Write a short note on:	20						
	i) Code coverage ii) Waveform viewers iii) Functional coverage iv) Assertions	20						

P15EC664 Page No... 2

UNIT - V

9	a.	Illustrate verification strategies in verification plan.	10
	b.	Briefly explain the coverage-Driven Random-Based approach in verification plan.	10
10	a.	Illustrate various levels of verification plan.	10
	b.	Briefly explain about role of verification plan.	10

* * * *