

P.E.S. College of Engineering, Mandya - 571 401 (An Autonomous Institution affiliated to VTU, Belagavi)

Second Semester, M. Tech - VLSI Design and Embedded System (MECE)

Semester End Examination; May / June - 2019

Low Power VLSI Design

Τi	me: 3 hrs Max. Marks: 100
Na	ote: Answer FIVE full questions, selecting ONE full question from each unit.
	UNIT - I
l a.	Explain the basic principles of low power design.
b.	Briefly outline the needs for low power VLSI design.
c.	Explain the different sources of power dissipation on CMOS circuits.
2 a.	Discuss the impact of technology scaling and innovation trends for low power devices.
b.	Briefly explain the following in VLSI design :
	i) Dynamic dissipation CMOS ii) Transistor sizing and Gate oxide
	UNIT - II
3 a.	Discuss in detail the architecture of CMOS adder.
b.	What are the current mode adders? Describe the working of current mode adders in detail.
a.	With a neat diagram, explain the working of Braun tree multiplier.
b.	Write a note on 8-bit Wallace Tree Multiplier.
	UNIT - III
a.	Discuss low power SRAM circuit techniques.
b.	Explain the sources of power dissipation in SRAM and DRAM.
a.	Write a note on high capacitance node.
b.	Discuss in detail the working of dynamic flip flops.
	UNIT - IV
a.	Discuss in detail new materials used for wires and dielectrics.
b.	Discuss the following in low power VLSI design :
	i) Inter connection delay ii) Cross talk
s a.	Explain the parallel architecture with voltage reduction.
b.	Discuss the power and performance management of low power architecture.
	UNIT - V
) a.	Write a note on low power subsystem design.
b.	Discuss the design techniques for safety critical applications.
a.	With the help of relevant block diagram, explain chip and package co-design of clock network.
b.	Explain Zero skew versus Tolerable skew.
	•