U.S.N			

P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belagavi)

Fifth Semester, B.E. - Electronics and Communication Engineering Semester End Examination; Feb. - 2021 Digital CMOS VLSI Design

Time: 3 hrs Max. Marks: 100

Note: I) PART - A is compulsory. Two marks for each question.

II) PART - B: Answer any <u>Two</u> sub questions (from a, b, c) for Maximum of 18 marks from each unit.

Q. No.	Questions					
	I:PART-A	10				
I a.	With the linear and saturation condition for PMOS device, write the drain current expression.	2				
b.	Give the critical voltages (V_{IL} and V_{IH}) expression for symmetric CMOS inverter.					
c.	Implement the 2:1 multiplexer using transmission gates.					
d.	Design a domino CMOS logic circuit for the Boolean function;					
	$Z = \overline{AB + (C+D)(E+F) + GH}$	2				
e.	List out any two causes for latch up problem in CMOS chips.					
	II: PART - B	90				
	UNIT - I	18				
1 a.	Explain the formation of depletion region and inversion layer in an <i>n</i> -channel enhancement type MOSFET with neat figure and band diagram.	9				
b.	Analyse the oxide related capacitances of MOSFET with relevant equation.					
c.	Calculate the threshold voltage V_{TO} at $V_{SB} = 0$, for a polysilicon gate <i>n</i> -channel MOS transistor with the following parameters: Substrate doping density $N_A = 10^{16}$ cm ⁻³ , Polysilicon gate doping density					
	$N_D = 2 \times 10^{20}$ cm ⁻³ , gate oxide thickness $t_{ox} = 500 \mathring{A}$, and oxide interface fixed charge density $N_{ox} = 4 \times 10^{10}$ cm ⁻² . Assume; $\phi_F(gate) = 0.55 V$, $\epsilon_{ox} = 3.97 \epsilon_0$, $\epsilon_{si} = 11.7 \epsilon_0$ and $n_i = 1.45 \times 10^{10}$ cm ⁻³	9				
	UNIT - II	18				
2 a.	Draw the circuit diagram and VTC indicating critical voltage pointer for CMOS inverter.	10				
2 d.	Analyze the circuit to calculate V_{IL} and V_{IH} .	9				
b.	Discuss the calculation of interconnect delay of RC network.	9				
c.	For depletion load NMOS inverter with $V_{DD} = 5 V$, $V_{TO, driver} = 1.0 V$, $V_{TO, load} = -3 V$,					
	$(W/L)_{driver} = 2, \ (W/L)_{load} = 1/3, \ K'_{n \ driver} = K'_{n \ load} = 25 \ \mu A/V^2, \ \gamma = 0.4 \ V^{1/2}, \phi_F = -0.3 \ V, V_{IH} = 2.43 \ V.$	9				
	Calculate the Noise margin.					

52 Page N	Io 2
UNIT - III	18
Analyze the CMOS NOR2 gate with relative equation.	9
Analyze the bias conditions and operating regions of CMOS transmission gates.	9
With relevant diagram and equation, explain the behavior of Bistable elements.	9
UNIT - IV	18
Analyze the voltage bootstrapping with relevant equations.	9
Analyze the charge storage and charge leakage phenomenon at a soft node in	9
CMOS network.	9
Analyze the basic principle of operation of NP Domino logic.	9
UNIT - V	18
Discuss the switching delay in BiCMOS logic circuit with related circuit diagram	9
and waveform.	9
Analyze the ESD protection system in CMOS circuit with relevant example.	9
Discuss the process of on-chip clock generation and distribution in CMOS circuit.	9
	UNIT - III Analyze the CMOS NOR2 gate with relative equation. Analyze the bias conditions and operating regions of CMOS transmission gates. With relevant diagram and equation, explain the behavior of Bistable elements. UNIT - IV Analyze the voltage bootstrapping with relevant equations. Analyze the charge storage and charge leakage phenomenon at a soft node in CMOS network. Analyze the basic principle of operation of NP Domino logic. UNIT - V Discuss the switching delay in BiCMOS logic circuit with related circuit diagram and waveform. Analyze the ESD protection system in CMOS circuit with relevant example.

P17EC52