



**P.E.S. College of Engineering, Mandya - 571 401**  
 (An Autonomous Institution affiliated to VTU, Belagavi)  
**Third Semester, B.E. - Electrical and Electronics Engineering**  
**Semester End Examination; March - 2021**  
**Digital Electronics Circuits**

Time: 3 hrs

Max. Marks: 100

**Course Outcomes**

The Students will be able to:

CO1: To analyze the different switching algebra theorems and apply them for logic functions.

CO2: Explain and analyze the Karnaugh map for a few variables &amp; combinational circuits: half adders / subtractors, encoders / decoders.

CO3: Explain and analyze the bistable element and the different latches and flip flops.

CO4: Explain and analyze sequential circuits, like counters and shift registers.

CO5: Explain and analyze the concepts of A/D and D/A converters.

**Note: I) PART - A** is compulsory. **Two** marks for each question.**II) PART - B:** Answer any **Two** sub questions (from a, b, c) for Maximum of **18 marks** from each unit.

| Q. No.               | Questions  | Marks     | BLs | COs | POs |
|----------------------|--|-----------|-----|-----|-----|
| <b>I : PART - A</b>  |  | <b>10</b> |     |     |     |
| I a.                 | What is the difference between latch and flip flop?  | 2         |     |     |     |
| b.                   | State the DeMorgan theorem.  | 2         |     |     |     |
| c.                   | Write difference between Multiplexer and Demultiplexer.  | 2         |     |     |     |
| d.                   | Write the diagram for flash type ADC.  | 2         |     |     |     |
| e.                   | What is a Counter? Mention different types of Counters.  | 2         |     |     |     |
| <b>II : PART - B</b> |  | <b>90</b> |     |     |     |
| <b>UNIT - I</b>      |  | <b>18</b> |     |     |     |
| 1 a.                 | i) Convert the given expression in standard SOP form;<br>$f(A, B, C) = AC + AB + BC$   | 9         |     |     |     |
|                      | ii) Convert the given expression in standard POS form;<br>$Y = A.(A+B+C)$  |           |     |     |     |
| b.                   | Expand $f_1 = a + ab + \bar{a}\bar{c}d$ into minterms and $f_2 = a(b+c)(a+c+\bar{d})$ into maxterms.   | 9         |     |     |     |
| c.                   | Staircase light is controlled by two switches; one is at the top of the stairs and other at the bottom of the stair.<br>i) Write the truth table for the system<br>ii) Write the logic equations in SOP form<br>iii) Realize the circuit using basic gates<br>iv) Realize the circuit using minimum number of NAND gates | 9         |     |     |     |
| <b>UNIT - II</b>     |  | <b>18</b> |     |     |     |
| 2 a.                 | Minimize the expression using Quine Mccluskey method;<br>$Y = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}BC\bar{D} + A\bar{B}\bar{C}\bar{D} + ABC\bar{D} + \bar{A}\bar{B}CD + \bar{A}BCD$   | 9         |     |     |     |

- b. Write the  $k$ -map for the Boolean function and minimize the expression; 9
  - i)  $f(w, x, y, z) = \sum m(2, 9, 10, 11, 13, 14, 15) + d(3, 4, 5)$
  - ii)  $F(A, B, C, D) = \prod M(1, 2, 3, 5, 9, 10, 12, 13)$
- c. Explain the implementation of full adder with block diagram and truth table. 9

**UNIT - III 18**

- 3 a. Explain 4-bit priority encoder with truth table and  $k$ -map simplification also implement using logic diagram. 9
- b. Construct full subtractor using Demultiplexer (1:8) with truth table and implementation. 9
- c. Compare; 9
  - i) Combinational and Sequential logic circuit
  - ii) Synchronous and Asynchronous sequential circuit

**UNIT - IV 18**

- 4 a. Explain Moore model and Mealy model using JK flip flop. 9
- b. A sequential circuit with 2 D flip flops  $A$  and  $B$  and input  $X$  and output  $Y$  is specified by the following next state and output equation: 9

$$A(t+1) = AX + BX \quad B(t+1) = A'X \quad Y = (A+B)X'$$
  - i) Draw the logic diagram of the circuit
  - ii) Derive the state table
  - iii) Derive the state diagram
- c. Explain 3-bit synchronous binary counter with timing diagram and state sequence. 9

**UNIT - V 18**

- 5 a. Explain ramp type DAC with neat block diagram for voltage to time conversion. 9
- b. With the help of a neat diagram, explain the working of R-2R ladder network. 9
- c. What are different parameters on which A/D and D/A conversion techniques are based? 9

\* \* \*