-				
	U.S.N			
P.E.S. College of Engineering, Mandya - 571 401 (An Autonomous Institution affiliated to VTU, Belagavi) Third Semester, B.E Electronics and Communication Engineering Semester End Examination; Dec 2019 Analog Electronic Circuits Time: 3 hrs Max. Marks: 100				
<u>Note</u> :	 I) PART - A is compulsory. Two marks for each question. II) PART - B: Answer any <u>Two</u> sub questions (from a, b, c) for Maximum of 18 marks from each unit. 			
Q. No.	Questions	Marks		
	I : PART - A	10		
I a.	Define slew rate.	2		
b.	Draw the circuit diagram of op-amp differentiating circuit.	2		
c.	A square wave generator using 555 has $V_{CC} = 10 \text{ V}$, $R_1 = 10 \text{ k}\Omega$, $R_2 = 5 \text{ k}\Omega$ and $C_1 = 0.01 \mu\text{f}$.	2		
	Determine the circuit output frequency.	2		
d.	State Barkhausen criteria for sustained oscillation.	2		
e.	Draw the block diagram of PLL system.	2		
	II : PART - B	90		
	UNIT - I	18		
1 a.	Sketch the diagram of Direct-coupled inverting amplifier. Design an inverting amplifier using			
	741 Op-amp. The voltage gain is to be 50 and the output voltage amplitude is to be 2.5 V.	9		
	I_{Bmax} of 741 is 500 μ A.			
b.	Draw the circuit diagram of difference amplifier. Derive an expression for V_0 for a difference amplifier.	9		
c.	Illustrate how input impedance can be increased in capacitor coupled voltage follower.	9		
	UNIT - II	18		
2 a.	Design the voltage source in Fig. Q2(a) to provide an output of 9 V to a 500 Ω load. The			
	available supply is ± 12 V and the potentiometer is to be included to adjust for approximately			

 \pm 10% tolerance on the Zener diode voltage.



- b. With neat diagram, explain the working of voltage level detector when
 - $i) V_{R3} \ge V_z \qquad \qquad ii) V_{R3} \le V_z$

Contd...2

9

9

Page No... 1

P18EC32		2
c.	Design an Op-amp differentiating circuit to produce a 5 V output when the input changes by	9
	1V in 100 µs. Use Bipolar Op-amp. Draw the circuit diagram.	
	UNIT - III	18
3 a.	With neat diagram, explain the working of non saturating precision half wave rectifier.	9
b.	With neat diagram, explain the working of sample and hold circuit.	9
c.	Design a 555 astable multi-vibrator to give a 2 kHz pulse repetition frequency with a 70%	9
	duty cycle. Use $V_{CC} = 18$ V, $I_{th} = 0.25$ mA, $I_{trig} = 0.5$ μ A. Draw the diagram.	
	UNIT - IV	18
4 a.	With neat diagram, illustrate how combination of integrator and Schmitt trigger can be used to	9
	produce triangular and rectangular waveform.	

- b. Design a phase shift oscillator to produce a 3 kHz output frequency. The Op-amp is to use ± 12 V supply. I_{B(max)} for 741 Op-amp is 500 μ A. Use 741 Op-amp.
- c. Design a voltage regulator in Fig. Q4(c) to produce a 12 V output with a 50 mA load current. Use IN757 Zener diode with $V_z = 9.1V$. Use Op-amp 741.



UNIT - V

- 5 a. With neat diagram, explain the working of 3-bit R-2R DAC.
- b. With neat diagram, explain the working of digital RAMP ADC.
- c. Determine the average level of the phase detector output wave in Fig. Q5(c) If the phase difference is 2.3 radians, the waveform frequencies are 10 kHz and the pulse amplitude is ±5 V. Calculate the phase detector sensitivity.



9

18 9

9

9