



**UNIT - III****18**

- 3 a. Implement a full adder using a 2:4 decoder. 9
- b. Realize the function  $f(a, b, c) = \sum m(1,4,5,7)$  using 4:1 Mux using b and c as the select lines. 9
- c. i) Convert SR flip-flop to JK flip-flop 9
- ii) Convert D flip-flop to T flip-flop

**UNIT - IV****18**

- 4 a. With a neat block diagram, bring out the differences between Mealy and Moore Models. 9
- b. With a neat diagram, explain the working of a SISO, PIPO – 4 bit shift register. 9
- c. Design a synchronous Mod 6 counter for the sequence 0, 2, 3, 6, 5, 1, 0..... using D flip-flops. 9

**UNIT - V****18**

- 5 a. With the help of a neat diagram, explain the Binary weighted resistor D/A converter. 9
- b. With the help of a neat diagram, explain the working of flash ADC. 9
- c. With a neat diagram the operation of a two input TTL NAND gate. 9

\* \* \*