

P17EC743

UNIT - IV

7 a.	Discuss the organization of RAM.	6
b.	Discuss the banking organization of SRAMs.	7
c.	With a neat figure, explain the divided word line architecture.	7
8 a.	Discuss the energy dissipation in transistor channel using an RC model.	8
b.	Explain the generic resonant scheme for adiabatic clock generation circuit.	12
UNIT - V		
9 a.	Explain the sources of software power dissipation.	7
b.	Describe the software power estimation at gate and architectural level.	7
c.	Describe bus switching activity for software power estimation.	6
10 a.	Explain the software power optimization using algorithm transformation.	6
b.	Define instruction level power analysis for software power optimization.	8
c.	Explain power management for software optimization.	6

* * * *