| U.S.N | | | | | |
|-------|--|--|--|--|--|
| | | | | | |

P.E.S. College of Engineering, Mandya - 571 401

(An Autonomous Institution affiliated to VTU, Belagavi)

Fifth Semester, B.E. - Electronics and Communication Engineering Semester End Examination; February / March - 2022 System Verilog (Technical Skills - I)

Time: 2 hrs Max. Marks: 50

Course Outcomes

The Students will be able to:

CO1: Understand the System Verilog language constructs.

CO2: Understand the System Verilog OOPs facilities and framework for the verification.

CO3: Develop programs by applying the System Verilog facilities and framework.

CO4: Explore and understand modern software tools to perform different operations in System Verilog.

Co5: Develop the capability to learn on your own individually and in group to explore advanced technologies in system Verilog.

Note: All auestions are compulsory and each auestion carries TWO marks.

| Note: All questions are compulsory and each question carries TWO marks. | | | | | | | |
|---|---|----------------|-------------------------|-------|-----|-----|-----|
| Q. No. | Ques | stions | | Marks | BLs | COs | POs |
| 1. | The possible values for a 4 state varia | ble are | | | | | |
| | a) any combination of 0's and 1's | | | | | | |
| | b) any combination of 0's and 1's or X's | | | | L2 | CO1 | PO2 |
| | c) any combination of 0's and 1's or 2 | Z's | | | | | |
| | d) any combination of 0's and 1's or 2 | X's or Z's | | | | | |
| 2. | Bit and byte data types in System Verilog can take states | | | | | CO1 | DO1 |
| | a) 0,1,X,U b) 0,1,X,Z | c) 0,1 | d) 0,1,X | 2 | L3 | CO1 | POI |
| 3. | For dynamic arrays, memory is alloca | ited during | | | | | |
| | a) Compilation | b) Simulation | n | 2 | L2 | CO2 | PO2 |
| | c) Compilation or simulation | e) Pre-proces | ssing | | | | |
| 4. | In System Verilog struct is a | | | | | | |
| | a) Pack of different data types | | | | | | |
| | b) Pack or collection of different dat | a types | | 2 | L4 | CO2 | PO2 |
| | c) Collection of different data types | | | | | | |
| | d) Groups data fields together or coll | ects different | data types together | | | | |
| 5. | Elements of queue are numbered from | 1 | | | | | |
| | a) 0 to number of elements | b) 1 to \$ | | 2 | L2 | CO1 | PO2 |
| | c) 1 to number of elements | d) 0 to \$ | | | | | |
| 6. | A class defined through the typedef in | n System Veri | ilog is resolved during | | | | |
| | a) Simulation | b) Compilat | tion | 2 | L4 | CO2 | PO3 |
| | c) Simulation and Synthesis | d) Compilat | tion and Synthesis | | | | |
| 7. | In System Verilog \$random is a | | | | | | |
| | a) Data type | b) System f | unction | 2 | L2 | CO3 | PO3 |
| | c) System task | d) Both b ar | nd c | | | | |
| | | | | | | | |

| P18EC | 592 | | P | age 1 | No 2 | 2 |
|-------|--|------------------------------------|---|-------|------|-----|
| 8. | Which of the following statement is | strue | | | | |
| | a) Function can invoke a task | | | | | |
| | b) Task can invoke function | | 2 | L2 | CO3 | PO2 |
| | c) Function and task are interchang | geable | | | | |
| | d) Both b and c | | | | | |
| 9. | The value returned by the function | | | | | |
| | function [5:0] add (input [4:0] x,y); | return $x + y$; endfunction is | 2 | L2 | CO3 | PO3 |
| | a) 6 bit value b) 0 | | 2 | L/L | CO3 | 103 |
| | c) x d) 5 bit value |) | | | | |
| 10. | By default all procedures and routines in system Verilog are | | | | | |
| | a) automatic | o) static | 2 | L4 | CO4 | PO3 |
| | c) automatic and static | d) static and automatic | | | | |
| 11. | A local variable in System Verilog | is initialized | | | | |
| | a) During simulation | | | | | |
| | b) Before the start of simulation | | 2 | L4 | CO3 | PO2 |
| | c) At the start of simulation | | | | | |
| | d) Depending on coding style | | | | | |
| 12. | A class handle in System Verilog ca | an have | | | | |
| | a) null | | | | | |
| | b) Assigned address | | 2 | L4 | CO2 | PO3 |
| | c) Depends on the context of declar | ration or assignment | | | | |
| | d) Unknown | | | | | |
| 13. | new() function in System Verilog | | | | | |
| | a) Is a Class constructor and nonblo | ocking | | | | |
| | b) Is a Class constructor and blocki | ing | 2 | 1.2 | CO2 | PO2 |
| | c) Has no return type | | 2 | | 002 | 102 |
| | d) a and c | | | | | |
| | e) b and c | | | | | |
| 14. | Objects and Handles can be copied | by | | | | |
| | a) Shallow copy | b) Deep copy | 2 | L3 | CO3 | PO2 |
| | c) Shallow and Deep copy | d) None of these | | | | |
| 15. | \$urandom in System Verilog return | S | | | | |
| | a) Random integer | | | | | |
| | b) Random value with specific wid | th | 2 | L2 | CO3 | PO3 |
| | c) Random unsigned value within l | imits permitted as per declaration | | | | |
| | d) Random unsigned value | | | | | |

| P18EC | 2592 | Page No 3 | | | | |
|-------|---|--|---|-----|---------------------------------|--|
| 16. | Execution of the code will dismodule tb; initial begin integer s = mul(1'bx, 1'bx); \$display ("mul(3,4) =%0d", s) end function integer mul (integer x, int y); mul = x * y; end function end module a) mul(3,4) = 12 b) mul(3,4) |); | 2 | L4 | CO5 PO4 | |
| 17. | Which of the following statem | nent is syntactically incorrect? | | | | |
| | a) randc rand bit [2:0] addr2; | b) randc bit [2:0] addr2; | 2 | L4 | CO ₃ PO ₃ | |
| | c) rand bit [2:0] addr2; | d) rande bit [0:2] addr2; | | | | |
| 18. | Immediate assertions are like | | | | | |
| | a) Sequential statements | b) Procedural statements | 2 | L2 | CO ₃ PO ₂ | |
| | c) Blocking statements | d) Concurrent statements | | | | |
| 19. | A class can contain | | 2 | L2 | CO2 PO2 | |
| | a) Function b) Task c) Task | sk and Function d) Only function and no task | _ | | 002 102 | |
| 20. | External access to the class me | embers can be protected by | | | | |
| | a) Declaring members as stati | ic b) Declaring members as automatic | 2 | L3 | CO ₂ PO ₃ | |
| | c) Declaring members as loca | d) Declaring members as protected | | | | |
| 21. | try put() a) places the message into ma | ail box | | | | |
| | b) places the message into ma | ail box with blocking | 2 | L4 | CO3 PO3 | |
| | c) places the message into ma | | | | | |
| | d) places the message into ma | ail box with or without blocking | | | | |
| 22. | In system Verilog, an event | | | | | |
| | a) Synchronizes threads | b) Controls semaphores | 2 | L3 | CO ₂ PO ₂ | |
| | c) Controls message flow | d) a, b and c e) b and c | | | | |
| 23. | In System Verilog semaphore | | | | | |
| | a) Provides controlled access | to resources | 2 | 12 | CO3 PO3 | |
| | b) Controls the resource alloc | eation | 2 | 1.2 | 003 103 | |
| | c) a and b | d) Provides restricted access to users | | | | |
| 24. | In system Verilog, an event | | | | | |
| | a) can be assigned to null | b) can be assigned to other event variables | 2 | L3 | CO ₃ PO ₃ | |
| | c) can be passed to routines | d) all of the above | | | | |
| 25. | In System Verilog Coverage i | s point can be | | | | |
| | a) integral variable | b) integral expression | 2 | L2 | CO ₃ PO ₁ | |
| | c) a or b | d) logic type | | | | |

* * * *