18IS35	5	1	Page .	No		
	U.S.N					
P.E.S. College of Engineering, Mandya - 571 401 (An Autonomous Institution affiliated to VTU, Belagavi) Third Semester, B.E Information Science and Engineering Semester End Examination; March / April - 2022 Computer Organization and Architecture						
	Course Outcomes		, 111017			
	tudents will be able to:					
	Analyze program execution. Explain the basic input/output operations.					
CO3: CO4: CO5:	Develop the control sequence for a given instruction. Design the memory system using various techniques. Analyze different algorithms for performing arithmetic operations and understan	d need for	multith	iread.		
	I) PART - A is compulsory. Two marks for each question. II) PART - B: Answer any <u>Two</u> sub questions (from a, b, c) for Maximum of 18 m	a rks from	each u	nit.		
Q. No.	Questions	Marks	BLs	CO		
T	I: PART - A	10		CO		
I a.	Write basic performance equation and explain each term.	2	L2	CO		
b.	List operations performed by call and branch instructions.	2	L1	CO2		
c.	Write actions required to perform read operation for the instruction,	2	L2	CO		
	$MOV(R_1), R_2$					
d.	Differentiate SRAM and DRAM.	2	L2	CO4		
e.	Write Amdahl's law equation.	2	L2	CO		
	II : PART - B	90				
1	UNIT - I	18				
1 a.	Explain connection between processor and memory which is established	9	L2	CO		
	during instruction execution.	0				
b.	With an example, list and explain basic instruction types.	9	L2	CO		
c.	Explain different types of addressing modes.	9	L2	CO		
2.0	UNIT - II Explain Basic push, pop operation, push and pop using auto increment	18				
2 a.		9	1.2	CO2		
	and auto decrement, Routine used for safe push and safe pop operation	9	L2	CO2		
1	with respect to stack.					
b.	What are interrupts? Discuss different approaches used by the processor	9	L2	CO2		
	to handle simultaneous requests.					
c.	Discuss input and output operation of asynchronous bus.	9	L2	CO2		
2	UNIT - III	18	т О	CO		
3 a.	Explain Multi bus organization of a processor.	9	L2	CO		
	Write a control sequence for ADD (R3), R1 and unconditional branch	_		CO		
b.	-	9	L3	CO		
b.	instruction. Discuss concept of fetching a word from a memory.	9	L3 L2	CO3		

P18IS35			Page No 2		
	UNIT - IV	18			
4 a.	Explain direct and associative cache mapping.	9	L2 CO4		
b.	Explain static RAM cell and CMOS memory cell.	9	L2 CO4		
c.	Explain with neat representation the memory hierarchy based on speed,	9	L2 CO4		
	size and cost.		L2 C04		
	UNIT - V	18			
5 a.	Perform sequential multiplication of $M = 1101$ and $Q = 1011$ and also	9	L3 CO5		
	write circuit for binary multiplier.				
b.	Explain Flynn's taxonomy.	9	L2 CO5		
c.	Discuss multi threading on single-core versus multi-core platform.	9	L2 CO5		

* * *