Q. No.

1 a.

2a.

с.

Page No... 1

POs

PO5

PO5

PO5

PO5

PO5

PO5

PO5

PO5

U.S.N

P.E.S. College of Engineering, Mandya - 571 401 (An Autonomous Institution affiliated to VTU, Belagavi) First Semester, M. Tech - VLSI Design and Embedded System (MECE) Semester End Examination; June - 2022 **Digital system Design Using Verilog** Time: 3 hrs Max. Marks: 100 **Course Outcomes** The Students will be able to: CO1: To gain knowledge of Verilog modelling in term of digital system and Embedded systems. CO2: To obtain insight to design challenges, techniques, methodology, performance criteria and design flow. CO3: To be able to design and develop Verilog model of digital logic circuits and simple Embedded systems applications prepare and present a report. CO4: To be able analyze synthesis report of digital logic circuits and come up with optimized design through self learning and research. Note: I) Answer any FIVE full questions, selecting ONE full question from each unit. II) Any THREE units will have internal choice and remaining TWO unit questions are compulsory. III) Each unit carries 20 marks. IV) Missing data, if any, may suitably be assumed. **Ouestions** Marks BLs COs UNIT - I 20 L2 Explain functional verification and timing verification with examples. 4 CO1 b. Describe the simple design methodology starting from the requirement to testing. 6 L2 **CO1** c. Develop a test bench model for the light-controller and enable module for traffic light control. Verify the conditions that, when the 10 L3 CO1 enable input is 1, the output is same as the light input and when the enable input is 0, all light output are inactive. UNIT - II 20 Develop a verification test bench for the adder/subtractor that compares the result with the result of addition or subtraction 8 L4 CO₂ performed on value of type integer. b. Develop a datapath to perform a complex multiplication of two 12 L4 CO₂ complex numbers. Develop a Verilog model for the same. 20 **UNIT - III** 3a. Explain the difference between asynchronous and synchronous static 6 L2 CO₂ RAM. b. Design a FIFO to store up to 256 data items of 16-bits each using a 256×16 bit dual port SSRAM for the data storage. The FIFO should 10 L3 CO₂ provide status outputs to indicate the when FIFO is empty and full. Discuss the purpose of logic blocks and I/O blocks in a FPGA. 4 L2 CO₂ OR Contd... 2

P20MECE142			Page No 2		
3 d.	Design 7-segment decoder with blanking input where blank overrides				
	the BCD input and causes all segments not to be it using a ROM.	10	L3	CO2	PO3
	Develop a Verilog model for the same.				
e.	Explain the photolithographic etching process in IC manufacture.	6	L2	CO2	PO3
f.	What distinguishes surface mount IC packages from insertion type	4	L2	CO2	PO3
	packages?	4	L2	02	105
	UNIT - IV	20			
4 a.	Explain the Y chart representation of Verilog constructs for three	5	L3	CO3	PO1
	views of a circuit.				
b.	Describe high level synthesis with example.	5	L3	CO3	PO1
c.	Develop, verify and synthesize BCD to Excess-3 code converter.	10	L4	CO3	PO5
	OR				
4 d.	Develop and synthesize Verilog module for a 4-bit parallel load data	10	L3,4	CO3	PO2,3
	register.		,		,
e.	Explain the block diagram of general organization of logic synthesis	10	L2,4	CO3	PO3,5
	tool.		,		,
	UNIT - V	20			
5 a.	With a neat diagram explain the architecture of RISC-SPM.	10	L3	CO4	PO5
b.	Explain the ASMD chart for the state machine controller of the	10	L3	CO4	PO5
	UART transmitter.	10	15	001	105
	OR				
5 c.	Explain the partitioned sequence machine.	10	L2	CO2,3	PO3,5
d.	Explain UART with block diagram.	10	L2	CO2,3	PO3,5

* * *