

P18CS61	Page No 2
 UNIT - II 3 a. What is pipelining? How pipelining is implemented in 5 clock cycles. b. Consider the un-pipelined processor. Assume that it has a 1 ns clock cycle and that it uses 4 cycles for ALU operations and branches and 5 cycles for memory operations. Assume that the relative frequencies of 	d
these operations are 40%, 20% and 40% respectively. Suppose that due to clock skew and setup, pipelining the processor adds 0.2 ns of overhead to the clock, ignoring any latency impact, how much speedup in the instruction execution rate will we gain from a pipeline?	ue 9 L3 CO2 PO1,2,3,4 d
c. What is a hazard? Explain the major hurdle of pipelining.	9 L3 CO2 PO1,2,3,4
UNIT - III4 a. Explain the terms: i) Data dependencesii) Name dependencesiii) Data hazardiv) Control dependences	18 9 L2 CO2 PO1,2,3
b. Explain the basic structure of MIPS floating-point using Tomasulo's algorithm with help of a diagram.	² s 9 L2 CO2 PO1,2,3
 c. Show what the information tables look like for the following code sequence when only the first load has completed and written its result. Show the result in the form of three tables. 1. L.D F₆, 32(R₂) 2. L.D F₂, 44(R₃) 3. MUL.D F₀, F₂, F₄ 4. SUB.D F₈, F₂, F₆ 5. DIV.D F₁₀, F₀, F₆ 6. ADD.D F₆, F₈, F₂ UNIT - IV 	
5 a. Explain the basic structure of a centralized shared-memory multiprocessor based on a multicore chip with a neat diagram.	y 9 L2 CO4 PO1,2,3
b. What are multiple cache coherence problems? Explain the different cache coherence protocols.	nt 9 L2 CO4 PO1,2,3
c. Explain the cache coherence steps and bus traffic for three processors P_0 , P_1 , P_2 .	9 L2 CO4 PO1,2,3
	18
6 a. Explain the various steps involved in developing parallel applications with a neat diagram.	9 L2 CO5 PO1,2,3,4
b. With pseudo code, explain the decomposition of "Equation solver kernel".	er 9 L2 CO5 PO1,2,3,4
c. With pseudo code, describe the parallel equation solver with explicit message passing.	it 9 L2 CO5 PO2