| P13CS32 | Page No 1 | | | | | | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|---------------------|--------------------|--------------------|---------------------------|--------------------|-------|------|------|------|
| U.S.N | | | | | | | - | | | |
| P.E.S. College of Engineerin (An Autonomous Institution affili Third Semester, B.E Computer Semester End Examinat Digital Logic D <i>Time: 3 hrs</i> | <i>atea</i> Sci ion | l to enc ; De | <i>VTU</i> e ai | <i>, B</i> nd] | <i>elga</i> Eng)15 | <i>um)</i> gine | eriı | ıg | | 00 |
| Note : Answer FIVE full questions, selecting ONE full que | estic | on fr | om e | each | | | | | | |
| UNIT - I | | Ū | | | | | | | | |
| ¹ a. Realize $y = AB + \overline{C}$ using only NOR gate and write the | trut | th ta | ble. | | | | | | | 6 |
| b. Simplify the following Boolean equation using K - map |): | | | | | | | | | |
| i) $F(A, B, C, D) = \sum m(1, 2, 3, 6, 8, 9, 10, 12, 13, 14)$ | | | | | | | | | | 8 |
| ii) $F(A, B, C) = \left(\overline{A} + \overline{B} + \overline{C}\right) \left(\overline{A} + B + \overline{C}\right) \left(A + B + \overline{C}\right).$ | | | | | | | | | | |
| c. Simply the function using K – map, | | | | | | | | | | |
| F(a, b, c, d) = Σ m (2, 3, 4, 5, 13, 15) + d(8, 9, 10, 11), | | | | | | | | | | 6 |
| Using 'd' as don't care term. Realize a AND - OR g | gate | netv | vork | c us | ing | min | imuı | n nı | ımb | |
| gates. | | | | | | | | | | |
| 2 a. Explain the principle of duality with example. | | | | | | | | | | 4 |
| b. Get the simplified SOP expression of, | | | | | | | | | | |
| $Y = F(w, x, y, z) = \Sigma m (1, 2, 8, 9, 10, 12, 13, 14)$ | | | | | | | | | | 8 |
| Using Quine - McClusky method. | | | | | | | | | | |
| c. The input to a combinational circuit is a 4 bit binary | y ni | ımbo | er. I | Desi | gn | the 1 | logic | cire | cuit | with |
| minimum gates for the following condition, | | _ | | | | | | | | 8 |
| i) Output $g_1 = 1$, if the input binary number is 5 or les | | | | | | | | | | |
| ii) Output $g_2 = 1$, if the input binary number is 9 or mo | ore t | inan | 9. | | | | | | | |
| UNIT - II 3 a. Implement the following Boolean function using (i) 16 | •1 n | | and | ;;) | Q.1 | 1 | v | | | |
| <i>F</i> (<i>P</i> , <i>Q</i> , <i>R</i> , <i>S</i>) = $\overline{P}Q\overline{S} + PRS + \overline{Q}RS + \overline{P}\overline{R}S$ | , 1 11 | IUX | anu | 11) | 0.1 | 1 1110 | Λ | | | 8 |
| | | | | | | | | | | |
| b. A combinational circuit is defined by the functions, $E = \sum_{i=1}^{n} \frac{(2 + 5 - 7)}{(2 + 5 - 7)}$ | | | | | | | | | | Λ |
| $F_1 = \Sigma m (3, 5, 7)$ $F_2 = m (4, 5, 7),$ | - d | at ta | | d | | | 4.0 | | | 4 |
| Implement the circuit with a PLA having 3 inputs, 3 pr | Jau | ci te | IIIS | and | 120 | Jurpu | us. | | | C |
| c. Design BCD to EXCESS - 3 code converter. 4. a. What is fast adder? Design 2 bit fast adder using suitable | 1a - | anct | ione | | | | | | | 8 |
| 4 a. What is fast adder? Design 2 bit fast adder using suitab | ie e | quat | ions | • | | | | | | 6 |
| b. Design an octal to binary encoder. | | | | | | | | | | 4 |

Page No... 2

10

8

6

6

P13CS32

c. Implement the following Boolean function using PAL :

w(A, B, C, D) = Σ m(0, 2, 6, 7, 8, 9, 12, 13) x(A, B, C, D) = Σ m(0, 2, 6, 7, 8, 9, 12, 13, 14) y(A, B, C, D) = Σ m(2, 3, 8, 9, 10, 12, 13) z(A, B, C, D) = Σ m(1, 3, 4, 6, 9, 12, 14).

UNIT - III

- 5 a. For JK and T flip flop give,
 - i) State transition diagram
 - ii) Characteristic equations
 - iii) Exitation table.

| b. | A Binary number 10111011 is serially shifted (right) into a eight bit parallel out shift register | |
|----|---------------------------------------------------------------------------------------------------|--|
| | that has an initial content by 10101010 | |

- i) What are the Q outputs after 2 clock pulses
- ii) After 4 clock pulses
- iii) After 8 clock pulses.
- c. Draw the circuit and explain the working of a 3 bit Johnson's counter.
- 6 a. Convert SR to JK flip flop.
 b. What is race around condition? Explain how it is eliminated using JK master slave flip flop.
 c. Explain with suitable circuits how shift register can be used as a sequence detector.
 - UNIT IV
- 7 a. Design Mod 6 synchronous up counter using JK flip flops. 10 b. Design a 2 bit down counter using D flip flop. 6 c. With a neat block diagram explain successive approximation technique. 4 8 a. Design a self correcting Mod - 6 counter in which all the unused states leads to state "000". 7 b. Design a counter to generate the following sequence using D flip flop, 8 0-3-5-4-2-6-1-7-0. c. Explain dual slope A/D converter with a neat diagram. 5 UNIT - V 9 a. Write the VHDL code for the following : 10 i) 4:1 multiplexer ii)Johnson counter b. List and explain CMOS characteristics. 10 10a. Explain 2 input NAND gate TTL with a neat diagram. 6 b. Mention advantages and disadvantages of CMOS logic over TTL. 6 c. Give the VHDL code for the following : 8 i) Mod - 8 up counter ii) 2:4 priority encode.