DSpace JSPUI
DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets
Learn More
Please use this identifier to cite or link to this item:
http://localhost:8080/xmlui/handle/123456789/4403Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | MECE | - |
| dc.date.accessioned | 2022-09-15T06:48:06Z | - |
| dc.date.available | 2022-09-15T06:48:06Z | - |
| dc.date.issued | 2022-08 | - |
| dc.identifier.uri | http://hdl.handle.net/123456789/4403 | - |
| dc.language.iso | en | en_US |
| dc.publisher | PESCE | en_US |
| dc.subject | Digital system Design Using Verilog | en_US |
| dc.title | Digital system Design Using Verilog | en_US |
| dc.type | Learning Object | en_US |
| Appears in Collections: | 1st Year | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| P20MECE142-M1.pdf | 70.59 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.